


(1)
WHEN VBI SIGNAL
HAS CRI SIGNAL

CRI SIGNAL

FIG.2A
VBI
(VIDEO SIGNAL)



(2)
WHEN VBI SIGNAL HAS
ONLY REFERENCE SIGNAL

REFERENCE SIGNAL



FIG.2B
PLC
(LINE DETECTION
PULSE)



FIG.2C
PLR
(LINE
DETECTION PULSE)



FIG.2D
PCRI
(WINDOW PULSE)



FIG.2E
PPED
(WINDOW PULSE)




FIG.3

35A





FIG.4

35B



The circuit diagram shows a differential amplifier circuit 3700. It includes two input nodes, Vref0 and Vref1, which are connected to the gates of PMOS transistors PT371 and PT372, respectively. The sources of PT371 and PT372 are connected to NMOS transistors NT371 and NT372, respectively. The gates of NT371 and NT372 are connected to a common source node, which is also connected to the output node VDSL. The drains of PT371 and PT372 are connected to the output node VDSL. The gates of PT371 and PT372 are also connected to a common gate node, which is connected to the output node VDSL. The gates of NT371 and NT372 are also connected to a common gate node, which is connected to the output node VDSL. The gates of PT371 and PT372 are also connected to a common gate node, which is connected to the output node VDSL.

FIG. 6A VBI
(VIDEO
SIGNAL)




FIG.6B VDSV
(DATA SLICE
REFERENCE VOLTAGE)




FIG.6C V_{ref0}
(DC VOLTAGE)




FIG. 6D V_{ref1}
(DC VOLTAGE)




FIG.6E VDSL
(DATA SLICE LEVEL)




FIG.6F ^{DT}
DATA SLICE CIRCUIT OUTPUT
(DIGITAL OUTPUT)



FIG.6G PLC
(LINE DETECTION PULSE)



FIG.6H PCR1
(WINDOW PULSE)






FIG.7B VDSV
(DATA SLICE
REFERENCE VOLTAGE)



FIG.7C Vref0
(DC VOLTAGE)



FIG. 7D Vref1
(DC VOLTAGE)




FIG.7E VDSL
(DATA SLICE LEVEL)




FIG. 7F DT
DATA SLICE CIRCUIT OUTPUT
(DIGITAL OUTPUT)



FIG.7G PLR
(LINE DETECTION PULSE)




FIG.7H PPED
(WINDOW PULSE)



FIG. 8

